
ICS87973I-147
LOW SKEW, 1-TO-12, LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
IDT / ICS LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER
5
ICS87973DYI-147 REV. A DECEMBER 9, 2008
Table 2. Pin Characteristics
Function Tables
Table 3A. Output Bank Configuration Select Function Table
Table 3B. Feedback Configuration Select Function Table
Table 3C. Control Input Select Function Table
Symbol
Parameter
Test Conditions
Minimum
Typical
Maximum
Units
CIN
Input Capacitance
4pF
RPULLUP
Input Pullup Resistor
51
k
CPD
Power Dissipation Capacitance
(per output)
VDD, VDDA, VDDO = 3.465V
18
pF
ROUT
Output Impedance
5
7
12
Inputs
Outputs
Inputs
Outputs
Inputs
Outputs
FSEL_A1
FSEL_A0
QA
FSEL_B1
FSEL_B0
QB
FSEL_C1
FSEL_C0
QC
0
÷4
0
÷4
0
÷2
0
1
÷6
0
1
÷6
0
1
÷4
1
0
÷8
1
0
÷8
1
0
÷6
11
÷12
1
÷10
1
÷8
Inputs
Outputs
FSEL_FB2
FSEL_FB1
FSEL_FB0
QFB
00
0
÷4
00
1
÷6
01
0
÷8
01
1
÷10
10
0
÷8
10
1
÷12
11
0
÷16
11
1
÷20
Control Pin
Logic 0
Logic 1
VCO_SEL
VCO/2
VCO
REF_SEL
CLK0 or CLK1
XTAL
CLK_SEL
CLK0
CLK1
PLL_SEL
BYPASS PLL
Enable PLL
nMR/OE
Master Reset/Output High-Impedance
Enable Outputs
INV_CLK
Non-Inverted QC2, QC3
Inverted QC2, QC3